

HDC-2900
HARD DISK CONTROLLER
TECHNICAL MANUAL



A Division of MEASUREMENT systems & controls
incorporated

TABLE OF CONTENTS

Section / Description	Page
1.0 General Description.....	1 - 1
2.0 Specifications.....	2 - 1
3.0 HDC-2900 Strapping Information.....	3 - 1
3.1 Board I/O Address Strapping.....	3 - 1
3.2 Interrupt Strapping.....	3 - 1
3.3 Sector Size Strapping.....	3 - 2
3.4 Board Reset Strapping.....	3 - 2
3.5 Single Drive Operation.....	3 - 2
4.0 Typical Drive Strapping.....	4 - 1
4.1 Memorex/Fujitsu MRX101/MRX102.....	4 - 1
5.0 Software Considerations.....	5 - 1
5.1 I/O Port Addressing.....	5 - 1
5.2 Status Port.....	5 - 1
5.3 Control Port.....	5 - 3
5.4 Register Select and I/O Ports.....	5 - 4
5.4.1 Function Register.....	5 - 5
5.4.2 Data Register.....	5 - 6
5.4.3 Secondary Status Register.....	5 - 6
5.4.4 Command Register.....	5 - 7
5.5 PBDI-506 Board.....	5 - 9
5.6 Disk Sectors.....	5 - 10
5.7 Software Driver Examples.....	5 - 12
5.7.1 Board Initialization.....	5 - 13
5.7.2 Command Output.....	5 - 13
5.7.3 Drive Recalibration.....	5 - 14
5.7.4 Seek Cylinder.....	5 - 15
5.7.5 Read and Write Sector.....	5 - 16
6.0 Schematic Drawings.....	6 - 1
7.0 Assembly Drawing.....	7 - 1
8.0 Warranty.....	8 - 1

1.0 General Description

The HDC-2900 Hard Disk Controller board is a unique product which was designed to control SA-4000 interface Winchester Hard Disks. The addition of different personality boards allows the controller to talk to other types of disk interfaces (SA-1000, ST-506, ANSI, and SMD) at the same time. This flexibility allows the user to update his disk capabilities at a later date. The HDC-2900 also allows the use of two sector sizes (256 or 512 bytes per sector). The HDC-2900 occupies four I/O address spaces leaving maximum memory space available to the user.

2.0 Specifications

Bus Interface.....Proposed IEEE S-100 (696)

Hard Disk Interface.....SA-4000 type interface

Number of Hard Disks Supported..2
(without personality boards)

Sector Buffer Size.....1024x8 bits

Interrupts.....two software maskable
interrupts strappable to
VIO thru VI7

Sector Buffer Access.....Data goes through
a single I/O address

Sector ID Overhead.....Four Bytes

Software.....Software Compatible with
HDC-2800 drivers

Expansion Capabilities.....ST-506, SA-1000, ANSI,
and SMD interfaces
(Expanded through the use
of Personality boards).

Maximum Data Rate.....10 Megabits per second

Power Requirements.....+8 volts at 1.6 amps max.
(without personality
boards)

Temperature.....0 to 45 degrees Celsius

Relative Humidity.....0 to 95% relative humidity
non-condensating

Shock.....Five G/10 millisecond shock

Vibration.....2 to 50 Hertz, one inch
double amplitude

Testing.....Fully tested and burned-in

3.0 HDC-2900 Strapping Options

The following section describes the strapping options of the HDC-2900 Hard Disk Controller board.

3.1 Board I/O Address Strapping

The HDC-2900 is capable of being addressed at on any one of 64 locations in the I/O area. Jumpers E2 through E7 set the base address of the board. The board is usually set to a base address of 0C0 hex when used with Systems Group Software. Each E jumper represents an address bit on the S-100 bus. The address bit to E jumper correlation is as follows:

Address Bit *****	Jumper *****
AD7	E7
AD6	E6
AD5	E5
AD4	E4
AD3	E3
AD2	E2

The addresses match when all the states of the E jumpers match the addresses coming in on the S-100 bus. Jumpering an E point means that when the address bit corresponding to that jumper is an electrical low (less than .8 volts) for a match. For example; to jumper a HDC-2900 for a base I/O address of 0C0 hex, jumpers would be on E2, E3, E4, and E5.

3.2 Interrupt Strapping

The HDC-2900 has two software maskable interrupt sources. The seek complete and the operation done interrupts are maskable by setting bits in the control port (see section on software considerations). The seek complete interrupt may be strapped to vectored interrupt lines VI0, VI2, VI4 or VI6 on the S-100 bus. The operation done interrupt may be strapped to vectored interrupt lines VI1, VI3, VI5 or VI7. Systems Group software expects VI2 and VI3 to be strapped with the exception of OASIS systems which do not use interrupts.

Switch # 3

Position *****	On/Off *****	
1	On	
2	On	
3	Off	
4	Off	
5	Off	DS3
6	Off	DS2
7	Off	DS1
8	On	DS0

Switch # 4

Position *****	On/Off *****
1	Off
2	Off
3	Off
4	Off
5	Off
6	Off
7	Off
8	Off

Switch # 5

Position *****	On/Off *****
1	On
2	On
3	On
4	Off


Jumper "S1" pins 1-2 for -5vdc supply.

5.0 SOFTWARE CONSIDERATIONS

This section briefly covers the programming of the HDC-2900. Detailing the I/O port definitions and provides an overall view of how the controller performs its functions. Examples of software drivers written in Z-80 code are at the end of this section.

5.1 I/O Port Addresses.

The HDC-2900 occupies 4 contiguous I/O port addresses that may begin on one of 64 boundaries. The following figure designates which I/O address lines are hardware or software selected:




5.2 The Status Port Definition (STATUS, HDCB+0).


This port is Read Only and contains status on the condition of the on board state machine as well as the condition of the disk interface bus. The bits are defined as follows:

HDNBSY - Hard disk controller not busy. This bit goes high (1) when the controller's on-board state machine is ready to accept an input/output command to registers or ports other than the main status port (STATUS) or the control port (CTRL). This bit should be tested before any other board operation.

The control port is Write Only and gives the programmer control over the current state of the controller. Although this port is latched on the controller board, it cannot be read, requiring an image to be maintained of this port in the software. The port contains the following control bits:




When HDC registers are selected, bits 2 through 7 have no meaning. When IPLSEL condition is selected (bits 2 through 7 are defined as follows:



The paddle board select bits (PBS0, PBS1) select one of the four possible IPB's connected to the controller, while the paddle board register select bits (PBRs0 - PBRs3) select one of the sixteen possible registers on each possible IPB. This allows the selection of up to 64 offboard registers.

5.4.1 FUNCTN - Function register.

This register is write only and gives the programming controll over drive selection and drive interface step functions. Two drives attached to the HDC-2900 locally or eight (8) drives attached to IPB's externally may be selected through this port. For drives attached to the HDC-2900 only, this register contains four (4) bits for head selecting. The layout of the register is as follows:




PBDVS - Paddle board drive select. When this bit is set high (1), drive and head select operations are performed through an IPB register (see below). Drives connected to IPB's are usually not SA-4000 type drives. When this bit is set low (0), SA-4000 type drive and head select operations are performed through this register as follows:

IPBA - Interface personality board acknowledge. This bit goes high (0) if the selected IPB is connected to the controller, otherwise it remains low (1). This bit is useful for determining whether a particular type drive may be supported by the controller.

5.4.4 COMMD - Controller command register.

This write only register holds the current command for the controller to perform. Before this register may be written, the HDNBSY bit in the main status port (STATUS) must be high (1). Valid commands to the register are as follows:



BPDATA - Buffer pointer to data area. This command sets the on-board buffer pointer to the data area. Data transferred through the data register will begin at this buffer. See the note below.

RDSECT - Read a sector. This command instructs the controller to read the sector currently described in it's header buffer. The header buffer must be setup before this command is issued. The HDCCMP bit in the main status port (STATUS) will be set high (1) after the completion of this command. Further bits are tested in the STATUS port and STATB register to determine the success of the read a sector command.

RDHDR - Read a header. This command instructs the controller to read the header from the next encountered ID field on the disk. The HDCCMP bit in the main status port (STATUS) will be set high (1) after the completion of this command. If 16 revolutions of the disk occur and a valid ID field has not been found, the controller terminates the command and sets the HDTOUT bit in the main status port.

FMTAM - Format Address Marks. This is a special command that instructs the controller to write continuous blank data onto the disk. It is only used with ST-506 and SA-1000 type drives which use address marks on the disk to determine sector boundaries. In formatting these types of drives,

This IPB allows the use of hard disk drives with the ST506 type of interface. Currently only one (1) register is defined for this IPB. To select the register on this IPB through the controller, use the following values for the two personallity board select lines.

```

7   6   5   4   3   2   1   0
+---+---+---+---+---+---+---+
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | -> Register Select Port
+---+---+---+---+---+---+---+

```

The one register located on the BPDI-506 is defined as follows:

```

    7   6   5   4   3   2   1   0
+---+---+---+---+---+---+---+
|x| |x| |x|x|x|x| -> PBDI-506 register 0
+---+---+---+---+---+---+---+
      |           |           |           |
      |           |           +--> HS0
      |           +-----> HS1 Selects Head 1 to 7
      +-----> HS2 (binary weighted)
      |
      +--> DS0 (0)= drive 0
          (1)= drive 1
      |
      +--> LOWCUR
      +-----> FMTENA

```

FMTENA - Format drive enable. This bit is normally set to the low (0) state, but just prior to the write header command, must be set high (1), and one complete revolution of the disk must occur. FMTENA functionally switches the detection of ID address marks from the hard disk (normal operation) to counter derived marks so that the formatting of headers may be performed.

revolutions of the disk occur and the controller cannot match the header on the disk with the header in the buffer, then the HDTOUT and HDCCMP bit are both set in STATUS. The HDCRC bit in STATB will also be set if a CRC error was encountered in reading the ID field. No data will be transferred unless a header match occurs without a CRC error.

5.7.1 Board Initialization.

The following routine is an example of initializing the HDC-2900.

```
LD      A,(CLIMG)      ; image of control port
RES     HDRSET,A        ; lower reset line
OUT     (CONTRL),A      ; send it to reset
SET     HDRSET,A        ; raise reset line
OUT     (CONTRL),A      ; send again to clear
CALL    WTNBSY          ; test controller busy
LD      A,(RSIMG)       ; image of reg sel port
OR      FUNCTN          ; set function reg select
OUT     (REGSEL),A      ; send select code
LD      A,(FLIMG)       ; image of function reg
OUT     (REGIO),A       ; and send to reg
```

5.7.2 Command output.

The following subroutine shows how the controller should be tested before an operation is sent to the command register (COMMD). The command is assumed to be in the A register.

CMDOUT:

```
PUSH    AF              ; save command
CALL    WTNBSY          ; test controller busy
LD      A,(RSIMG)       ; image of reg sel port
OR      COMMD           ; add COMMD sel code
OUT     (REGSEL),A      ; send it
POP     AF              ; restore command
OUT     (REGIO),A       ; send command register
RET
```

; The wait not busy routine will test the not busy bit in ; the main status port and loop untill the controller is ; ready. ; WTNBSY:

```
IN      A,(STATUS)      ; read main status
BIT     HDNBSY,A         ; test not busy bit
JR      Z,WTNBSY        ; if busy, loop
RET
```

SKWAIT:

```

IN      A,(STATUS)      ; get main status
BIT     HDSCMP,A        ; seek done?
JR      Z,SKWAIT        ; if not, wait in loop
RET     ; done

```

The following subroutine waits for one complete revolution of the hard disk to insure that heads are settled after a seek type of operation.

SETTLE:

```

LD      B,1 SHL HDINDX  ; mask for index bit
IN      A,(STATUS)      ; get main status
AND     B               ; mask out index
LD      C,A             ; and save it
STL.1:  IN      A,(STATUS) ; get status
AND     B               ; mask out index
CP      C               ; index detected?
JR      Z,STL.1         ; if not, wait in loop
STL.2:  IN      A,(STATUS) ; get status
AND     B               ; mask out index
CP      C               ; index detected?
JR      NZ,STL.2        ; if not, wait in loop
RET     ; done

```

5.7.4 Seek Cylinder.

The following subroutine is an example of seeking to a cylinder. It is assumed that the controller is initialized, a drive has been selected and tested to be ready for operations, and has also been recalibrated to insure that the present cylinder number is known. Two subroutines from the recalibrate subroutine (SKWAIT and SETTLE) are called by this subroutine.

The new cylinder number is assumed to be in the DE register pair.

SEEK:

```

LD      A,(CLIMG)        ; image of control port
RES     HDCLK,A          ; set for S100 clock
OUT     (CONTRL),A       ; send to port
LD      (CLIMG),A        ; restore image
LD      HL,(PCN)         ; get present cyl number
OR      A                ; clear CY
SBC     HL,DE            ; HL = magnitude
RET     Z                ; same = null seek
LD      (PCN),DE         ; store new cyl number
LD      A,(FLIMG)        ; image of function reg
LD      D,A              ; store in reg
SET     HDDIR,D          ; preset for step out
JR      NC,SK.1          ; if stepping out
RES     HDDIR,D          ; now set for step in

```

```

CALL    CMDOUT          ; send to HDC
CALL    WTNBSY          ; test controller busy
LD      A,(RSIMG)        ; image of reg sel port
OR      DATA           ; data reg sel code
OUT     (REGSEL),A       ; send it
LD      C,REGIO          ; for indirect addressing
IN      A,(C)            ; 2 dummy reads to
IN      A,(C)            ; sync up pointer
LD      B,0              ; init INIR count reg
INIR
INIR
RET      ; move 512 bytes
        ; done

```

WRITE:

```

LD      A,BPDATA         ; point data buffer command
CALL    CMDOUT           ; send to controller
CALL    WTNBSY           ; test controller busy
LD      A,(RSIMG)        ; image of reg sel port
OR      DATA            ; data reg sel code
OUT     (REGSEL),A       ; send it
LD      C,REGIO          ; for indirect addressing
LD      B,0              ; init OTIR count reg
OTIR
OTIR                      ; move 512 bytes
LD      A,WRSECT         ; get HDC command
CALL    RW               ; use common code
RET      ; done

```

RW:

```

PUSH    AF               ; save HDC RW command
LD      A,BPHDR          ; point header buffer command
CALL    CMDOUT           ; send to controller
CALL    WTNBSY           ; test controller busy
LD      A,(RSIMG)        ; image of reg sel port
OR      DATA            ; data reg sel code
OUT     (REGSEL),A       ; send it
LD      C,REGIO          ; for indirect addressing
LD      HL,HDRIMG        ; address of header image
LD      B,4              ; length of header
OTIR                      ; send to buffer
LD      A,(CLIMG)        ; image of control latch
SET     HDSCLK,A         ; set to use disk clock
SET     HDWPRT,A         ; clear drive write protect
OUT     (CONTRL),A       ; send value
POP     AF               ; restore HDC RW command
CALL    CMDOUT           ; and send command

```


RW.1:

```

IN      A,(STATUS)       ; get main status
BIT     HDCCMP,A         ; RW complete?
JR      Z,RW.1           ; if not, wait in loop
BIT     HDTOUT,A         ; time out error?


```

DWG. NO.		SH	REV.	1
REVISIONS				
ZONE	REV.	DESCRIPTION	DATE	APPROVED
	A	INITIAL RELEASE	9 22 82	
	A1	REVISED PER ECO 210	10 6 82	





UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE:		APPROVAL	DATE	Systems Group	
FRACTIONS	DECIMALS	ANGLES		1001 Orangewood Ave / Orange, Calif. USA 92668 (714) 633-4400	
± .010	± .005	± .010		TITLE HDC-2900	
MATERIAL		PROJ. ENGINEER		DRAWING NO. 209402	
FINISH		REV. APPR.		REV. IN-FILE DATE	
NEXT ASSY		PROJ. ASSURANCE		SHEET 6	
USED ON		PURCHASING			
APPLICATION		APPROVED			
		DO NOT SCALE DRAWING			


DWG. NO.		SH	REV.	1	
REVISIONS					
ZONE	REV.	DESCRIPTION		DATE	APPROVED




SHI-A5
SH3-C8
SH4-1C
SH6-C8




UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE:		APPROVAL	DATE	Systems Group	
FRACTIONS	DECIMALS	ANGLES		1601 Orangewood Ave / Orange, Calif. USA 92668	(714) 633-4460
±	.XX ±	±		TITLE	
MATERIAL				HDC-2900	
FINISH				SIZE	
NEXT ASSY	USED ON			DRAWING NO. 209402	
APPLICATION		DO NOT SCALE DRAWING		SHEET 2 OF 6	




DWG. NO.		REV.	REV.		DATE	APPROVED
ZONE		REV.	DESCRIPTION		DATE	APPROVED



UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES ± .010 ± .005 ± .010		DATE	DATE	DATE
CHECKED	DATE	DATE	DATE	DATE
DESIGNED	DATE	DATE	DATE	DATE
PROJ. ENGINEER	DATE	DATE	DATE	DATE
APP. APPR.	DATE	DATE	DATE	DATE
PROD. ASSURANCE	DATE	DATE	DATE	DATE
PURCHASER	DATE	DATE	DATE	DATE
APPROVED	DATE	DATE	DATE	DATE
TITLE HDC 2900		DRAWING NO. 209402		
SCALE		REV. BY - FILE DATE		
SHEET 4 OF 6		SHEET 4 OF 6		



DWG. NO.		REV.	REV.		DATE	APPROVED
ZONE		REV.	DESCRIPTION		DATE	APPROVED



UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ARE:		FRACTIONS	DECIMALS	ANGLES
		± .005	± .0005	± .001
MATERIAL		FINISH		
NEXT ASSY		USED ON		
APPLICATION		DO NOT SCALE DRAWING		

DATE	BY	CHKD	APP'D

TITLE	HDC 2900
SIZE	D
DRAWING NO.	209402
REV. NO.	6
DATE	

WARRANTY

All Products sold hereunder are warranted on a return-to-factory basis against defects in workmanship and material under normal and proper use for a period of one (1) year from the date of delivery.

As a condition of this warranty, purchaser must (i) obtain a Return Materials Authorization (RMA) Number and shipping instructions from Measurement Systems and Controls, Inc., (ii) ship the product, transportation prepaid, to the designated Measurement Systems and Controls, Inc. Repair Facility in the United States, and (iii) include with the returned product a written description of the claimed defect. Transportation charges for the return of the product to purchaser within the contiguous forty-eight (48) United States, Alaska, Hawaii and the District of Columbia will be paid by Measurement Systems and Controls, Inc. For products returned from all other locations, this warranty will be honored at the nearest Measurement Systems and Controls, Inc. Repair Facility in the United States but excludes all costs of transportation, customs clearance and any other related charges. If Measurement Systems and Controls, Inc. determines that the product is not defective as herein defined, purchaser shall pay Measurement Systems and Controls, Inc. all costs of handling and transportation and any repairs will be at the then prevailing Measurement Systems and Controls, Inc. repair rates.

Measurement Systems and Controls, Inc.'s sole responsibility under the above product warranties will be, at its option, to either repair or replace any component which fails during the period of the applicable warranty due to a defect in workmanship or material, provided purchaser has promptly reported same to Measurement Systems and Controls, Inc. All replaced products or parts shall become Measurement Systems and Controls, Inc.'s property.

All above warranties are contingent upon proper use of the product. These warranties will not apply (i) if adjustment, repair or parts replacement is required because of accident, unusual physical, electrical or electromagnetic stress, neglect, misuse, failure of electric power, air conditioning, humidity control, transportation, failure of rotating media not furnished by Measurement Systems and Controls, Inc., operation with media not meeting or not maintained in accordance with Measurement Systems and Controls, Inc. specifications or causes other than ordinary use, or (ii) if the product has been modified by purchaser, or (iii) where Measurement Systems and Controls, Inc. serial number or warranty date decals have been removed or altered, or (iv) if the product has been dismantled by purchaser without the supervision of or prior written approval of Measurement Systems and Controls, Inc.

EXCEPT FOR THE EXPRESS WARRANTIES CONTAINED HEREIN, MEASUREMENT SYSTEMS AND CONTROLS, INC. DISCLAIMS ALL WARRANTIES ON THE PRODUCTS FURNISHED HEREUNDER, INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS; and the stated express warranties are in lieu of all obligations or liabilities on the part of Measurement Systems and Controls, Inc. arising out of or in connection with the performance of the products.

Measurement Systems and Controls, Inc. is not liable for any indirect or consequential damages.

After the warranty period, the products will be repaired for a service charge plus parts provided that it is returned prepaid to Measurement Systems and Controls, Inc. after retaining an RMA number.

REQUEST FOR READER'S COMMENTS

Systems Group attempts to provide documents that meet the needs of all its product users. This form lets you participate directly in the documentation process.

HDC-2900 Hard Disk Controller

1. Please specify by page any errors you found in this manual.

2. Does the document cover the information you expected or required? Please make suggestions for improvement.

3. Did you have any difficulty understanding descriptions or wording? Where?

4. Please rate this document on a scale of 1 to 10, with 10 being the best rating.

NAME: _____

TITLE: _____

COMPANY: _____

ADDRESS: _____
